Typically, whenever a bus bridge sees a transaction on one particular bus that has to be forwarded to another, the first transaction have to wait right until the forwarded transaction completes ahead of a result is ready. 1 noteworthy exception happens in the situation of memory writes. Here, the bridge https://nathanlabsadvisory.com/nerc-cip-compliance/